# Study on Thermal Simulation and Verification Method for Ceramic Packaging Chips

Chenkan Yan<sup>1,a</sup>, Dun Wang<sup>1,b</sup>, Kaihong Zhang<sup>1,c</sup>, Weikun Xie<sup>1</sup>, Yongkang Wan<sup>1</sup>,

Guangyao Chen<sup>1</sup>, and HuiBin Zhang<sup>1</sup>

<sup>1</sup>Test and Innovation Department China Electronics Technology Group Corporation No.58 Research Institute Wuxi, China a. yanchenkan@163.com, b. 13125993@bjtu.edu.cn, c. Sally\_Zhang\_cetc@163.com. \*Dun Wang

*Keywords:* IC design, verification, thermal design, ceramic packaging chips.

*Abstract:* In this paper, the DELPHI thermal transfer route was studied by simulation based on a kind of self-designed ceramic packaging chip. The influence of environment temperature on junction temperature and thermal resistance was studied by infra-optical test method and electrical test method. The results showed that, the junction temperature increased from 28.5 °C to 134.5 °C and the thermal resistance increased from 1.850 °C /W to 2.782 °C /W while the environment temperature increased from 25 °C to 125 °C. The thermal resistance increased with the increases of environment temperature and the junction temperature. Furthermore, the high temperature zone existed near the local power consumption unit, leading to the failure of the device. In this study, the environment temperature on the distribution of internal temperature field of the chip was systematically analyzed. The infra-optical method was compared with the electrical method and the reason for the tolerance between the simulation and test is investigated. This study lays the foundations for the thermal reliability and failure analysis of ceramic chips and could be reference for thermal properties study in practical work.

### 1. Introduction

Temperature is an important factor for reliability of electronic devices. About 55% electronic equipment was failure related to the temperature [1]. The work temperature requirements of the general civil level electronic components is 0-70 °C, industrial-grade is: -40-85 °C, the military level is: -55-128 °C. With electronic power increasing, the environmental requirement for application is more and more complex, ceramic packaging electronic components with good thermal reliability has been applied in automotive electronics, aerospace and other areas [2]. Junction temperature and thermal resistance of semiconductor device are considered as the critical parameters for reliability device performance and lifetime. There are two kinds of testing methods, which is infra-optical test method and electrical test method. Infra-optical test method could directly capture junction temperature Rth by removing the cap of the shell or head. Electrical test method is to determine Rth indirectly by testing the active layer of p-n junction voltage and the diode junction

temperature of integrated circuit substrate [3]. Infra-optical method belongs to the non-contact temperature measuring method, will not cause damage to the device [4]. In this paper, The DELPHI thermal resistance model was studied by simulation based on a ceramic packaging DSP chip. The main thermal transfer route was junction to bottom of housing. The influence of environment temperature on junction temperature and thermal resistance was studied by infrared optical method. The results showed that, the junction temperature increased from 28.5° C to 134.5° C and the thermal resistance increased from 1.850° C /W to 2.782° C /W while the environment temperature increased from 25° C to 125° C. The thermal resistance increased due to decrease of thermal conductivity and increase of junction temperature and total device temperature. Furthermore, the high temperature zone existed near the local power consumption unit, leading to the failure of the device. The infra-optical method was compared with the electrical method and infra-optical method was more accurate and reliable. The deviation between simulation and electrical method was due to the ideal simulation model and structure model, and the tolerance inside the chip during manufacturing. This study lays the foundations for the thermal reliability and failure analysis of ceramic chips and could be reference for thermal properties study in practical work.

# 2. Structure Modeling and Thermal Model Analysis

# 2.1. Structure of the Device and Finite Element Modelling

The finite element method software ANSYS was utilized to model the self-designed ceramic packaging chips. The internal structure of the chip is depicted in Figure.1, which contained cover, housing, seal ring, bonding wires, die, bonding plies and pins. The size and the thermal conductivity of the parts are shown in Table 1. Due to the higher thermal conductivity of ceramic housing and the relatively thinner bonding wires, the influence of the bonding wires on thermal transmission was slight, therefore, the bonding wires could be ignored during study





Material	Size/mm	Thermal conductivity /W • (m° C)-1
Kovar alloy	19×19×0.2	17.0
Ceramics	$24 \times 24 \times 0.5$	16.7
Sillicon	$6.9 \times 6.1 \times 0.35$	150(T/300)-1.3
Conductive adhesive	$6.9 \times 6.1 \times 0.1$	2.5
Si-Al bonding wire	φ0.031	230
Gold over nickel	Width of 0.2	90

Table 1: Parameters of materials for simulation.

The chip followed the energy conservation equation during thermal transmission process, thus the electric power of the chips equals the heat flow released by convection and heat conduction.

$$\rho c_p \left[ \frac{\partial \theta}{\partial t} + \upsilon \nabla \theta \right] = \nabla (k \nabla \theta) - \frac{2}{3} \mu (\nabla \upsilon)^2 + 2(\mu s \cdot s) + \beta \theta \frac{\mathrm{d}\rho}{\mathrm{d}t}$$
(1)

The physical model of thermal characteristics included thermal resistance network model and finite element model. The thermal resistance network model includes linear thermal resistance network model, star thermal resistance network model and DELPHI thermal resistance network model. DELPHI thermal resistance network model, the most advanced model, was adopted in our study. The thermal transmission route is shown in Table 2. The thermal node of the top included two parts. Top-inner indicated the cover node of the top, while the top-outer indicated the ceramic housing node of the top (on the outer of the top). Junctional indicated the node of the junction temperature. Side indicated the node of the side of the ceramic housing while Bottom indicated the bottom of the ceramic housing that was in contact with the pins. The thermal transmission routes were seven in total. The internal heat source of the chip was  $16.66 \times 10-2W/mm3$ , which was equivalent to power dissipation of 2.696W. The heat convection coefficient of the air was set as 25W/(mm2.°C).

DELPHI model of the chip	No.	Thermal transmission route
Top-inner Top-outter	А	Junction(3) $\rightarrow$ Top-inner(1)
	В	Junction(3) $\rightarrow$ Top-outer(2)
Junctional 3 4 Side	С	Junction(3) $\rightarrow$ Top-inner(1) $\rightarrow$ Top- outer (2)
	D	Junction $(3) \rightarrow \text{Side}(4)$
	Е	Junction $(3) \rightarrow Bottom(5)$
5 Bottom(Leads)	F	Junction $(3) \rightarrow$ Leads $(5)$

Table 2: Thermal transfer route for DSP chips.
--

#### 2.2. Simulation Results and Analysis

The simulation results of the chip at the ambient temperature of  $.25.0^{\circ}$  C,  $65.0^{\circ}$  C and  $125.0^{\circ}$  C are shown in Figure 2. The temperature distribution curves were fitted by linear function, where D indicated the distance from bottom of the housing to the top of the chip.

Temperature distribution at 25° C:

	t = 2.238x + 24.98(0 < x < 1) t = 16.95x + 10.59(1 < x < 1.1) t = 0.16x + 29.27(1.1 < x < 1.45)	(2)
Temperature distribution at 65° C:	$i = 0.10x + 29.27(1.1 \times x \times 1.43)$	(2)
	$t = 2.25x + 64.98(0 < x < 1) \ t = 17.15x + 110.40(1 < x < 1.1)$	
	t = 0.23x + 69.22(1.1 < x < 1.45)	(3)
Temperature distribution at 125° C:	, , , , , , , , , , , , , , , , , , ,	
	t = 2.26x + 124.98(0 < x < 1)	

$$t = 0.27x + 129.26(1.1 < x < 1.45) \tag{4}$$

The junction of the die was 29.489  $^{\circ}$  C at the ambient temperature of 25  $^{\circ}$  C, while that of the bonding plies and the bottom of the housing was 27  $^{\circ}$  C and 25  $^{\circ}$  C. In addition, other part of the

housing and cover was  $25^{\circ}$  C. It is revealed that the valid thermal transmission route was Route E. Hence, the thermal resistance analyzed in our study was junction-bottom thermal resistance. The discrepancy between ambient temperature and junction temperature increased slightly with increase of ambient temperature.

There exists some tolerance between simulation results and reality due to the difference of finite element modeling and parameter settings.

Ambient	Junctional	Case	Thermal
temperature° C	tempature° C	temperature° C	resistance° C/W
25.0	29.489	25.0	1.665
65.0	69.515	65.0	1.674
125.0	129.55	125.0	1.687
	<b>29.489 Max</b> 28.991 28.492 27.494 26.995 26.496 25.998 25.499 <b>25 Min</b> <b>69.515 Max</b> 69.049 68.543 68.037 67.531 67.024 66.518 66.012	(a)	
	65.506 65 Min 129.55 Max 129.05 	(c)	
	128.04 127.53 127.02 126.52 126.01 125.51 <b>125</b> .51 <b>125</b> .51	<u>1</u> .	
	$ \begin{array}{c} 120 \\ 100 \\ \hline \hline$		

Table 3: Simulation result with different ambient temperature.

Figure 2: Thermal stress distribution at ambient temperature of (a)25°C (b) 65°C and (c) 125°C for chips.

0.6 0.8 *D*/mm

#### 3. Experimental Results and Analysis

Infra-optical test method was utilized to study the influence of ambient temperature on junction temperature and thermal resistance. The temperature of the housing bottom of the chip was measured before unsealing and the temperature of the die was measure by infra-optical test system after unsealing and electrification of the chip. The test system is shown in Figure 3.



Figure 3: Infrared-optical measurement and data process system.

### 3.1. Thermal Characteristics of the Chip

Ambient	Junction	Case	Average	Average
temperature	voltage	temperautre	junction	Thermal
(°C)	$(\mathbf{V})$	(°C)	temperautre(	resistance
			°C)	(°C/W)
25.0	0.545	25.7	28.5	1.850
45.0	0.496	46.5	52.1	2.077
65.0	0.459	68.2	74.0	2.151
85.0	0.418	86.5	92.5	2.226
105.0	0.376	108.3	114.7	2.373
125.0	0.332	127.0	134.5	2.782

Table 4: Comparation for Thermal Resistance Test.



Figure 4: Change curves of junction temperature, shell temperature and thermal resistance under different ambient temperature.

The junction temperature (TJ), case temperature (TC) and thermal resistance (Rth) of the chip at various ambient temperature (TE) were shown in Figure 4 and Table 4 The junction temperature of the chip increased from  $28.5^{\circ}$  C to  $135.0^{\circ}$  C, the junction voltage decreased from 0.545V to

0.332V and the thermal resistance increased from 4.85  $^{\circ}$  C/W to 5.25  $^{\circ}$  C/W with increase of ambient temperature from 25  $^{\circ}$  C to 125  $^{\circ}$  C.

The thermal resistance is normally regarded at a constant that is fixed with the change of the environment parameters. However, in our study, the thermal resistance increased by 12.3% with increase of ambient temperature from 25° C to 45° C, while it increased by 17.2% with increase of ambient temperature from 105° C to 125° C. The influence of thermal effect of the device on thermal resistance and junction temperature of the device intensified. Firstly, the increase of ambient temperature could lead to the decrease of the thermal conductivity. Chen' s study showed that the thermal conductivity of the die decreased from  $884W/(m \cdot K)$  at 100K to  $61.9W/(m \cdot K)$  at 600K. Christensen found that the thermal conductivity of GaN chip decreased from 250W/(m • K) at 25  $^{\circ}$  C to 175W/(m • K) at 175  $^{\circ}$  C. The decrease of thermal conductivity could result in poor heat conduction performance, therefore, the thermal resistance showed increasement. Secondly, the temperature of the chip (the initial value equals the ambient temperature) increased with increase of ambient temperature, leading to the poor heat dissipation effect. Thus, heat aggregated easily inside the chip, which showed the increase of thermal resistance. Additionally, the junction temperature (the initial value equals the ambient temperature) also increased with increase of ambient temperature. As shown in Tab.4, the junction temperature reached 134.5 ° C at the ambient temperature of 125 ° C. The combined effect of increment of junction temperature and poor abilities of thermal conduction might lead to the aggravated increment of junction temperature. In this condition, thermal failure of the chip was more easily observed.



Figure 5 Thermal stress distribution at ambient temperature of (a) 25°C (b) 65°C (c) 125°C for infrared Scope.

Figure 5 showed the thermal field distribution of the chip at various ambient temperature. It is revealed that the temperatures of special structure units inside the die were  $28.5^{\circ}$  C,  $82.2^{\circ}$  C and  $152.2^{\circ}$  C at ambient temperature of  $25^{\circ}$  C,  $65^{\circ}$  C and  $125^{\circ}$  C, respectively. Thus, the thermal resistance of the chip was conditional. The added condition included the ambient temperature.

#### 3.2. Comparision Infrared Optical Method with Electrical Method and Simulation

The electrical method was utilized to study the thermal characteristics of the chip. The structure function was deduced by mathematical operations on the chip temperature vs. time curves. As shown in Fig.6, the thermal resistance was  $2.120^{\circ}$  C/W at ambient temperature of 65 ° C via electrical method measurement. The comparisons of the three methods were shown in Tab.5. The thermal resistance of the chip increased from  $2.050^{\circ}$  C/W to  $2.60^{\circ}$  C/W and the junction temperature increased from  $30.5^{\circ}$  C to  $132.5^{\circ}$  C with increase of ambient temperature from  $25^{\circ}$  C to  $125^{\circ}$  C. The little tolerance between the results of electrical method and results of infrared optical method may be due to that the junction temperature via electrical method was average values while the junction temperature via infrared optical method was the temperature inside the die. Thus, the junction temperature via infrared optical method was more accurate and reliable. The results of simulation method and electrical method exhibited the same qualitative regularity, i.e. the thermal resistance increased with increase of ambient temperature. However, the deviation was about 30%, which was due to the ideal simulation model and structure model, and the tolerance inside the chip during manufacturing.



Figure 6: Thermal Resistance Test result for electronic measurement at ambient temperature of 65 ℃.

Ambient	Electri	ical test	Infra-	optical	Simu	ulation
temperature(°C)		test				
	TJ	Rth	TJ	Rth	TJ	Rth
	(°C)	(°C/W)	(°C)	(°C/W)	(°C)	(°C /W)
25.0	30.5	2.050	28.5	1.850	29.5	1.665
65.0	72.8	2.120	74.0	2.151	70.9	1.674
125.0	132.5	2.60	134.5	2.782	130.2	1.687

Table 5: Test result compared by Infra-scope and electronic measurement.

# 4. Conclusions

The DELPHI thermal resistance model was studied by simulation based on a ceramic packaging DSP chip. The main thermal transfer route was junction to bottom of housing The influence of environment temperature on junction temperature and thermal resistance was studied by infrared optical method. The results showed that, the junction temperature increased from  $28.5 \degree C$  to  $134.5 \degree C$  and the thermal resistance increased from  $1.850\degree C$  /W to  $2.782\degree C$  /W while the environment temperature increased from  $25\degree C$  to  $125\degree C$ . The thermal resistance increased due to decrease of thermal conductivity and increase of junction temperature and total device temperature. Furthermore, the high temperature zone existed near the local power consumption unit, leading to the failure of the device. The infra-optical method was compared with the electrical method. And infra-optical method was due to the ideal simulation model and structure model, and the tolerance inside the chip during manufacturing. This study lays the foundations for the thermal reliability and failure analysis of ceramic chips and provides reference points for the thermal properties study in practical work.

### Acknowledgments

This work was supported by the department of test and innovation, the 58th research institute of china electronics technology group corporation.

### References

- [1] Mentor Graphics Corporation. T3Ster measurement control tool user and reference guide [K]. Wilsonville: Mentor Graphics Corporation, 2014: 49-59.
- [2] Electronic industries association. Integrated circuits thermal measurement method-electrical test method (single semiconductor device): JESD51-1 [S]. Arlington: Electronic Industries Alliance, 1995: 1-33.
- [3] Petrosyants KO, Kharitonov IA, Ryabov NI. Electro-thermal design of smart power devices and integrated circuits [J]. Advanced Materials Research, 2014, 918(1): 191-194.
- [4] Petrosyants KO, Kharitonov IA, Kozynko PA, et al. Electronic components thermal regimes investigation by IR thermography[C]// Proceedings of the 12-th International Workshop on Advanced Infrared Technology and Applications. Turin, Italy, 2013, 185-189.